

Organic semiconductors are key components in organic electronics and photovoltaics. They are used to create flexible electronic devices and solar cells that convert sunlight into electricity. Their unique properties offer advantages such as flexibility and environmentally friendly, low-cost manufacturing.

Typical for this class of materials are low temperature processes and large area deposition and structuring with various coating and printing processes. The active semiconductor materials determine the performance of the entire system considerably. That is why an easy-to-use and reliable electronic characterization of these semiconductors is an essential prerequisite for material and process developers.


Fraunhofer IPMS offers standardized and customer-specific transistor structures in bottom-gate architecture. These substrates enable the characterization of conducting and semiconducting materials like organic semiconductors for thin-film gas sensors.

They are essential for material development and testing as well as for quality control. Optimum measurement results can be achieved by adapting the chips in terms of chip size, design and dielectric layer thickness.

## The following properties are mostly of interest:

- Conductivity
- Charge carrier mobility
- Contact resistance
- On/Off current ratio

To simplify the measurement procedures of OFET substrates, Fraunhofer IPMS has also developed a hand prober. This OFET miniprober allows fast and easy measurements by reliable pad contacting.




#### Contact


Thomas Stoppe +49 351 8823-1316 ofet@ipms.fraunhofer.de


Fraunhofer Institute for Photonic Microsystems IPMS Maria-Reiche-Str. 2 01109 Dresden

www.ipms.fraunhofer.de



OFET Wafer Stack for Semiconductor Testing





Exemplary OFET Chip Layouts

#### **Chips for Organic Field Effect Transistors (OFET)**

If an organic semiconductor layer is deposited on such a substrate, the Si-bulk acts as gate electrode and controls the channel current between the gold electrodes on top. A suitably doped Si-SiO2 interface in CMOS quality guarantees a reproducible gate contact. Gold electrodes with a patented undercoating suppress the formation of injector barriers between the gold electrodes and the organics in the transistor channel. This guarantees reliable ohmic source / drain contacts in the OFET even for p-type semiconductors. Due to both reliability and reproducible preparation, these substrates are applied for standardized material screening by all key developers of organic semiconductors all over the world.

In the standard OFET layout, a 200 mm wafer has almost 1800 individual transistors on 112 chips, each sized at  $15 \times 15 \text{ mm}^2$ . Each chip carries four groups with four identical transistors, with a channel length of 2.5, 5, 10, 20  $\mu$ m respectively (see top left). Identical layouts with graded channel widths as well as a flexible selection of the oxide thickness allow the adjustment to a broad voltage and conductivity range of the test materials. Customer-specific layouts with different electrode geometries are possible at any time. In advantage for our customers, beside the wafers we offer waffle packs with 16 seperated chips.

#### **Advantages**

- Various designs and channel sizes on one chip
- Large channel lengths possible
- Different orientations of the transistors
- High reproducibility and precision
- Adjustable gate oxide thickness
- Low leakage current
- Top gate contact for easy contacting

#### **OFET Miniprober**


Easy to use and quick measurements without expensive prober stations. With a given substrate size, pad grid and pad arrangement in large batches, Fraunhofer IPMS has developed a miniprober (top right). It has two electric connections on the front (source and drain) and one connection on the back (gate) and does not require probe station, samplers or manipulator pins. A reliable interconnection is established on contact pads, which are only  $0.5 \times 0.5 \text{ mm}^2$  in size. Customized versions of the miniprober varying the connection arrangement, the position and number of the pads are possible. This makes the miniprober suitable for other applications in addition to OFETs. Signals are transmitted to the measurement instrument by BNC or triax cables.


#### **Advantages**

- No probing system required
- Easy DUT handling
- Stable and secure connection
- Other chip sizes or pad arrangements possible



**OFET Miniprober** 





Layout of the Basic Logic Circuit with LOFET

# Basic Logic Circuits with Lateral Organic Field Effect Transistors (LOFET)

One further step in simplifying materials characterization is the analysis of basic logic circuits. Here, up to 36 single transistors are interconnected to inverters and ring oscillators. Monitoring of the active materials then only requires a frequency measurement of the ring oscillators which can be automated easily. This prevents the complicated and time-consuming measurement and analysis of the individual transistor characteristic. Furthermore, it is not only reliable information about logic capability that is acquired. The dynamic characteristics of the inverters are also determined.

The layout of a LOFET chip (Figure 1) includes an initial block with eleven individual transistors making a complete parameter extraction for circuit simulation possible. A second block contains four inverters which are replicated in the oscillators. These separately accessible inverter levels enable a detailed analysis of the transient behavior in case the amplification of the individual inverter stages is not sufficient for starting the oscillation of the ring oscillators. The third block contains ring oscillators with either 7 or 15 stages. Each ring circuit has a three-stage output amplifier which decouples the oscillation inside the ring from the output terminal and allows a direct frequency measurement without external amplification. The LOFET substrates are also produced in bottom gate architecture so that functional circuits require the deposition of the semiconductor layer only.

### **Product Portfolio**

| characteristics   | bare OFET             | OFET Gen4,<br>90 nm SiO <sub>2</sub> | OFET Gen4,<br>230 nm SiO <sub>2</sub> | OFET Gen5             | OFET<br>AX1579        | OFET<br>AX1580        | OFET<br>AX1581        | Customized<br>OFET      | LOFET                  |
|---|-----------------------|--------------------------------------|---------------------------------------|-----------------------|-----------------------|-----------------------|-----------------------|-------------------------|------------------------|
| Wafer Substrate 150 mm<br>or 200 mm   | •                     | •                                    | •                                     | •                     | •                     | •                     | •                     | •                       | •                      |
| gate: n-doped silicon<br>(doping at wafer surface:<br>n~3e17 cm-3)                            | •                     | •                                    | •                                     | •                     | •                     | •                     | •                     | •                       | 0                      |
| SiO <sub>2</sub> 90 nm  | 0                     | •                                    | 0                                     | 0                     | 0                     | 0                     | 0                     | 0                       | 0                      |
| SiO <sub>2</sub> 200 nm   | 0                     | 0                                    | 0                                     | 0                     | 0                     | 0                     | 0                     | 0                       | •                      |
| SiO <sub>2</sub> 230 nm   | •                     | 0                                    | •                                     | •                     | •                     | •                     | •                     | 0                       | 0                      |
| SiO <sub>2</sub> thicknesses between<br>10 nm and 500 nm                                      | <b>0</b> <sup>1</sup> | <b>0</b> <sup>1</sup>                | <b>0</b> <sup>1</sup>                 | <b>0</b> <sup>1</sup> | <b>0</b> <sup>1</sup> | <b>0</b> <sup>1</sup> | <b>0</b> <sup>1</sup> | <b>3</b> 1              | 0                      |
| drain/source: 30 nm Au<br>with 10 nm ITO  | 0                     | •                                    | •                                     | •                     | •                     | •                     | •                     | •                       | 0                      |
| Design Gen 4:   | 0                     | •                                    | •                                     | 0                     | 0                     | •                     | •                     | 0                       | 0                      |
| 4 x transistors L=2.5 μm,<br>W=10 mm  |                       |                                      |                                       |                       |                       |                       |                       |                         |                        |
| 4 x transistors L=5 μm,<br>W=10 mm  |                       |                                      |                                       |                       |                       |                       |                       |                         |                        |
| 4 x transistors L=10 μm,<br>W=10 mm   |                       |                                      |                                       |                       |                       |                       |                       |                         |                        |
| 4 x transistors L=20 μm,<br>W=10 mm   |                       |                                      |                                       |                       |                       |                       |                       |                         |                        |
| Design Gen 5:   |                       |                                      |                                       |                       |                       |                       |                       |                         |                        |
| 4 x transistors L=2.5 μm,<br>W=2 mm   |                       |                                      |                                       |                       |                       |                       |                       |                         |                        |
| 4 x transistors L=5 μm,<br>W=2 mm   | 0                     | 0                                    | 0                                     | •                     | 0                     | 0                     | 0                     | 0                       | 0                      |
| 4 x transistors L=10 μm,<br>W=2 mm  |                       |                                      |                                       |                       |                       |                       |                       |                         |                        |
| 4 x transistors L=20 μm,<br>W=2 mm  |                       |                                      |                                       |                       |                       |                       |                       |                         |                        |
| Design AX1579:  |                       |                                      |                                       |                       |                       |                       |                       |                         |                        |
| 4 x transistors L=10 μm,<br>W=2 mm  |                       |                                      |                                       |                       |                       |                       |                       |                         |                        |
| 4 x transistors L=20 μm,<br>W=2 mm  | 0                     | 0                                    | 0                                     | 0                     | •                     | 0                     | 0                     | 0                       | 0                      |
| 4 x transistors L=40 μm,<br>W=2 mm  |                       |                                      |                                       |                       |                       |                       |                       |                         |                        |
| 4 x transistors L=80 μm,<br>W=2 mm  |                       |                                      |                                       |                       |                       |                       |                       |                         |                        |
| Easy access to bondpads   | 0                     | 0                                    | 0                                     | 0                     | 0                     | •                     | 0                     | <b>J</b> 3              | 0                      |
| Heater  | 0                     | 0                                    | 0                                     | 0                     | 0                     | 0                     | •                     | <b>J</b> ) <sup>3</sup> | 0                      |
| Source/drain layer: Ti/<br>TiN, Rs about 10 Ω/sq.<br>with 30nm Au with<br>10 nm ITO top layer | 0                     | 0                                    | 0                                     | 0                     | 0                     | 0                     | 0                     | 0                       | •                      |
| Design:   |                       |                                      |                                       |                       |                       |                       |                       |                         |                        |
| transistors, inverters and ring oscillators   | 0                     | 0                                    | 0                                     | 0                     | 0                     | 0                     | 0                     | 0                       | •                      |
| Customized design   |                       |                                      |                                       |                       |                       |                       |                       | •                       |                        |
| Compatibility OFET prober   | 0                     | •                                    | •                                     | •                     | •                     | 0                     | <b>)</b> <sup>2</sup> | <b>D</b> 3              | 0                      |
| Package: waffle pack<br>(16 chips)  | <b>0</b> <sup>1</sup> | •<br>Part 2028                       | •<br>Part 1897                        | <b>0</b> <sup>1</sup> | •<br>Part 2035        | •<br>Part 2036        | •<br>Part 2037        | •                       | <b>0</b> <sup>1</sup>  |
| Package: diced on foil<br>(60 chips)  | •<br>Part 176         | 0                                    | 0                                     | •<br>Part 175         | •<br>Part 2472        | Part 2030             | •<br>Part 2031        | <b>1)</b> <sup>3</sup>  | <b>⊕</b> ¹<br>Part 267 |
| Package: diced on foil<br>(112 chips)   | <b>0</b> <sup>1</sup> | •<br>Part 2017                       | •<br>Part 1301                        | 0                     | 0                     | 0                     | 0                     | <b>J</b> ) <sup>3</sup> | 0                      |

- O Feature non-existent
- Feature available
- Feature partly available (see restrictions)
- <sup>1</sup> Available on request
- <sup>2</sup> Measurement works with OFET prober
- <sup>3</sup> Depending on customer design